

## Si5324 Any-Frequency Precision Clock Multiplier/Jitter Attenuator

#### Features

- Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz
- Ultra-low jitter clock outputs as low as 290 fs rms (12 kHz–20 MHz), 320 fs rms (50 kHz–80 MHz)
- Integrated loop filter with selectable loop bandwidth (4- 525 Hz)
- Meets ITU-T G.8251 and Telcordia GR-253-CORE jitter specification
- Hitless input clock switching with phase build-out
- Freerun, Digital Hold operation

#### Applications


- Broadcast video –3G/HD/SD-SDI, Genlock
- Packet Optical Transport Systems (P-OTS), MSPP
- OTN OTU-1/2/3/4 Asynchronous Demapping (Gapped Clock)
- SONET OC-48/192/768, SDH/STM-16/64/256 line cards

- Configurable signal format per output (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 and custom FEC ratios (255/238, 255/237, 255/236, 239/237, 66/64, 239/238, 15/14, 253/221, 255/238)
- LOL, LOS, FOS alarm outputs
- I<sup>2</sup>C or SPI programmable
- On-chip voltage regulator with high PSNR
- Single supply 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%
- Small size: 6 x 6 mm 36-lead QFN
- 1/2/4/8/10G Fibre Channel line cards
- GbE/10/40/100G Synchronous Ethernet (LAN/WAN)
- Data converter clocking
- Wireless base stations
- Test and measurement

#### Description

The Si5324 is a low-bandwidth, jitter-attenuating, precision clock multiplier for applications requiring sub 1 ps jitter performance with loop bandwidths between 4 Hz and 525 Hz. The Si5324 accepts two input clocks ranging from 2 kHz to 710 MHz and generates two output clocks ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The two outputs are divided down separately from a common source. The Si5324 can also use its external reference as a clock source for frequency synthesis. The device provides virtually any frequency translation combination across this operating range. The Si5324 is based on Silicon Laboratories' 3rd-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. The Si5324 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.

#### **Functional Block Diagram**





# TABLE OF CONTENTS

## Section

## <u>Page</u>

1. Electrical Specifications	4
2. Typical Phase Noise Performance	
3. Functional Description	
3.1. External Reference	2
3.2. Additional Documentation12	2
4. Pin Descriptions: Si532413	3
5. Register Map	7
6. Register Descriptions	9
6.1. ICAL	
7. Ordering Guide	3
8. Package Outline: 36-Pin QFN5	5
9. Recommended PCB Layout	6
10. Si5324 Device Top Mark	
Document Change List	9
Contact Information	D



## **1. Electrical Specifications**

#### **Table 1. Performance Specifications**

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature Range	T <sub>A</sub>		-40	25	85	٥C
Supply Voltage	V <sub>DD</sub>		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
			1.71	1.8	1.89	V
Supply Current	I <sub>DD</sub>	f <sub>OUT</sub> = 622.08 MHz Both CKOUTs enabled LVPECL format output	_	251	279	mA
		CKOUT2 disabled		217	243	mA
		f <sub>OUT</sub> = 19.44 MHz Both CKOUTs enabled CMOS format output		204	234	mA
		CKOUT2 disabled	_	194	220	mA
		Disable Mode		165	—	mA
Input Clock Frequency (CKIN1, CKIN2)	CK <sub>F</sub>	Input frequency and clock multiplication ratio deter-	0.002	_	710	MHz
Output Clock Frequency (CKOUT1, CKOUT2)	CK <sub>OF</sub>	mined by programming device PLL dividers. Con- sult Silicon Laboratories con- figuration software DSPLLsim to determine PLL divider settings for a given input frequency/clock multi- plication ratio combination.	0.002 970 1213	 	945 1134 1400	MHz
3-Level Input Pins (RATE	0 and RATE	E1)		1	1	
Input Mid Current	I <sub>IMM</sub>	See Note 2.	-2	_	2	μA
Input Clocks (CKIN1, CKI	N2)			1		
Differential Voltage Swing	CKN <sub>DPP</sub>		0.25		_	VPP
Common Mode Voltage	CKN <sub>VCM</sub>	1.8 V ±5%	0.9	—	1.4	V
		2.5 V ±10%	1.0	—	1.7	V
		3.3 V ±10%	1.1	—	1.95	V
Rise/Fall Time	CKN <sub>TRF</sub>	20–80%			11	ns
Duty Cycle	CKN <sub>DC</sub>	Whichever is smaller	40		60	%
(Minimum Pulse Width)			2	_	_	ns
Notes:						

**1.** For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing.

2. This is the amount of leakage that the 3-level input can tolerate from an external driver. See the Family Reference Manual. In most designs an external resistor voltage divider is recommended.



#### Table 1. Performance Specifications (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Clocks (CKOUT1	, CKOUT2)		L I			
Common Mode	V <sub>OCM</sub>	LVPECL	V <sub>DD</sub> – 1.42		V <sub>DD</sub> – 1.25	V
Differential Output Swing	V <sub>OD</sub>	100 Ω load	1.1		1.9	V
Single Ended Output Swing	V <sub>SE</sub>	- line-to-line	0.5	—	0.93	V
Rise/Fall Time	CKO <sub>TRF</sub>	20–80%, f <sub>OUT</sub> = 622.08 MHz	—	230	350	ps
Differential Duty Cycle Uncertainty	СКО <sub>DC</sub>	LVPECL 100 Ω load line-to-line Measured at 50% point	_	_	±40	ps
PLL Performance (f <sub>IN</sub> = f	<sub>OUT</sub> = 622.0	8 MHz, BW = 7 Hz)			-	•
Lock Time	t <sub>LOCK</sub>	End of ICAL to $\downarrow$ of LOL Loop Bandwidth = 7 Hz, FAST_LOCK = 1, LOCKT = 1		1		sec
Settle Time	t <sub>SETTLE</sub>	End of ICAL to 180° C of final phase		60		sec
Phase Change After Hitless Switch	t <sub>P-STEP</sub>			100	200	ps
Jitter Generation	J <sub>GEN</sub>	50 kHz–80 MHz	—	320	420	fs rms
LVPECL output format		12 kHz–20 MHz	—	290	410	fs rms
		800 Hz–80 MHz	—	320	450	fs rms
Jitter Peaking	J <sub>PK</sub>		—	_	0.1	dB
Phase Noise	CKO <sub>PN</sub>	100 Hz offset	—	-95	_	dBc/Hz
		1 kHz offset	—	-110	—	dBc/Hz
		10 kHz offset	—	-117	—	dBc/Hz
		100 kHz offset	—	-118	—	dBc/Hz
		1 MHz offset	—	-131	—	dBc/Hz
Spurious Noise	SP <sub>SPUR</sub>	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	—	-67	_	dBc
Package			L		1	
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	—	32	—	°C/W
Thermal Resistance Case to Ambient	θ <sub>JC</sub>	Still Air	—	14	-	°C/W

Notes:

1. For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing.


2. This is the amount of leakage that the 3-level input can tolerate from an external driver. See the Family Reference Manual. In most designs an external resistor voltage divider is recommended.



#### Table 2. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC Supply Voltage	V <sub>DD</sub>		-0.5		3.8	V
LVCMOS Input Voltage	V <sub>DIG</sub>		-0.3		V <sub>DD</sub> +0.3	V
CKINn Voltage Level Limits	CKN <sub>VIN</sub>		0	_	V <sub>DD</sub>	V
XA/XB Voltage Level Limits	XA <sub>VIN</sub>		0	_	1.2	V
Operating Junction Temperature	T <sub>JCT</sub>		-55	_	150	٥C
Storage Temperature Range	T <sub>STG</sub>		-55	_	150	٥C
ESD HBM Tolerance (100 pF, 1.5 kΩ); All pins except CKIN+/CKIN–			2	-	_	kV
ESD MM Tolerance; All pins except CKIN+/CKIN–			150	_	_	V
ESD HBM Tolerance (100 pF, 1.5 kΩ); CKIN+/CKIN–			750	_		V
ESD MM Tolerance; CKIN+/CKIN–			100	_		V
Latch-up Tolerance				JESD78	Compliant	
<b>Note:</b> Permanent device damage marestricted to the conditions as rating conditions for extended	specified in the	e operation sections of	this data shee			





## 2. Typical Phase Noise Performance

Jitter Bandwidth	Jitter (peak-peak)	Jitter (RMS)					
10 Hz to 20 MHz	5.24 ps	484					
Note: Number of samples: 8.91E9							








Figure 2. OTN/SONET/SDH Phase Noise



Jitter Bandwidth	Jitter, RMS
SONET_OC48, 12 kHz to 20 MHz	266 fs
SONET_OC192_A, 20 kHz to 80 MHz	283 fs
SONET_OC192_B, 4 MHz to 80 MHz	155 fs
SONET_OC192_C, 50 kHz to 80 MHz	275 fs
Brick Wall_800 Hz to 80 MHz	287 fs
Note: Jitter integration bands include low-pass ( per Telecordia GR-253-CORE.	–20 dB/Dec) and hi-pass (–60 dB/Dec) roll-offs





Jitter Bandwidth	Jitter (peak-peak)	Jitter (RMS)					
10 Hz to 20 MHz	7.28 ps	581					
Note: Number of samples: 8.91E9							






Figure 4. Si5324 Typical Application Circuit (I<sup>2</sup>C Control Mode)




Figure 5. Si5324 Typical Application Circuit (SPI Control Mode)



### 3. Functional Description




Figure 6. Si5324 Functional Block Diagram

The Si5324 is a low loop bandwidth, jitter-attenuating clock multiplier for high performance applications. The Si5324 accepts two input clocks ranging from 2 kHz to 710 MHz and generates two output clocks ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The Si5324 can also use its external reference as a clock source for frequency synthesis. The device provides virtually any frequency translation combination across this operating range. Independent dividers are available for each input clock and output clock, so the Si5324 can accept input clocks at different frequencies and it can generate output clocks at different frequencies. The Si5324 input clock frequency and clock multiplication ratio are programmable through an I<sup>2</sup>C or SPI interface. Silicon Laboratories offers a PCbased software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a given input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. This utility can be downloaded from http://www.silabs.com/timing.

The Si5324 is based on Silicon Laboratories' 3rdgeneration DSPLL<sup>®</sup> technology, which provides anyfrequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5324 PLL loop bandwidth is digitally programmable and supports a range from 4 Hz to 525 Hz. A fast lock feature is available to reduce lock times inherent with low loop bandwidth PLLs. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5324 supports hitless switching between the two synchronous input clocks in compliance with Telcordia GR-253-CORE that greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (maximum 200 ps phase change). Manual and automatic revertive and non-revertive input clock switching options are available. The Si5324 monitors both input clocks for loss-of-signal (LOS) and provides a LOS alarm when it detects missing pulses on either input clock. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. Due to the low loop bandwidth of the part, the LOL indicator clears before the loop fully settles.

The Si5324 also monitors frequency offset alarms (FOS), which indicate if an input clock is within a specified frequency ppm accuracy relative to the frequency of an XA/XB reference clock. Both Stratum 3/3E and SONET Minimum Clock (SMC) FOS thresholds are supported.

The Si5324 provides a digital hold capability that allows the device to continue generation of a stable output clock when the selected input reference is lost. During digital hold, the DSPLL generates an output frequency based on a historical average frequency that existed a fixed amount of time before the error event occurred, eliminating the effects of phase and frequency transients that may occur immediately preceding digital hold.



The Si5324 has two differential clock outputs. The signal format of each clock output is independently programmable to support LVPECL, LVDS, CML, or CMOS loads. When configured for CMOS, four clock outputs are available. If not required, the second clock output can be powered down to minimize power consumption. In addition, the phase of one output clock may be adjusted in relation to the phase of the other output clock. The resolution varies from 800 ps to 2.2 ns depending on the PLL divider settings. The DSPLL*sim* software utility determines the phase offset resolution for a given combination of input clock and multiplication ratio. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply with best-in-class PSNR.

#### 3.1. External Reference

An external, high quality 38.88 MHz clock or a low-cost 114.285 MHz 3rd overtone crystal or external reference is used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to perform jitter attenuation. Specific recommendations can be found in the Family Reference Manual.

In digital hold, the DSPLL remains locked and tracks the external reference. Note that crystals can have temperature sensitivities.

Due to the low bandwidth capabilities of this part, any low-frequency wander or instability on the external reference will transfer to the output clocks. To address this issue, a stable external reference, TXCO, OCXO, or thermally-isolated crystal is recommended.

For example, with a 20 ppm oscillator as the reference on the XA/XB pins, temperature changes cause the oscillator to change frequency slightly. Although the Si5324 is locked to its input on CLKIN, it also uses the XA/XB as a reference.


#### 3.2. Additional Documentation

Consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5324. Additional design support is available from Silicon Laboratories through your distributor.

Silicon Laboratories offers a PC-based software utility called DSPLL*sim* to simplify device configuration, including frequency planning and loop bandwidth selection. The FRM and this utility can be downloaded from http://www.silabs.com/timing.



## 4. Pin Descriptions: Si5324



Pin #	Pin Name	I/O	Signal Level	Description
1	RST	Ι	LVCMOS	<b>External Reset.</b> Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device reg- isters to their default value. Clock outputs are disabled during reset. The part must be programmed after a reset or power-on to get a clock output. See Family Reference Manual for details. This pin has a weak pull-up.
2, 9, 14, 30, 33	NC			<b>No Connection.</b> Leave floating. Make no external connections to this pin for normal operation.
3	INT_C1B	0	LVCMOS	<b>Interrupt/CKIN1 Invalid Indicator.</b> This pin functions as a device interrupt output or an alarm output for CKIN1. If used as an interrupt output, <i>INT_PIN</i> must be set to 1. The pin functions as a maskable interrupt output with active polarity controlled by the <i>INT_POL</i> register bit. If used as an alarm output, the pin functions as a LOS (and optionally FOS) alarm indicator for CKIN1. Set <i>CK1_BAD_PIN</i> = 1 and <i>INT_PIN</i> = 0. 0 = CKIN1 present. 1 = LOS (FOS) on CKIN1. The active polarity is controlled by <i>CK_BAD_POL</i> . If no function is selected, the pin tristates.
4	C2B	0	LVCMOS	CKIN2 Invalid Indicator. This pin functions as a LOS (and optionally FOS) alarm indicator for CKIN2 if CK2_BAD_PIN = 1. 0 = CKIN2 present. 1 = LOS (FOS) on CKIN2. The active polarity can be changed by CK_BAD_POL. If CK2_BAD_PIN = 0, the pin tristates. derlined italics, e.g., <i>INT_PIN</i> . See Si5324 Register Map.



Pin #	Pin Name	I/O	Signal Level	Description
5, 10, 32	V <sub>DD</sub>	V <sub>DD</sub>	Supply	Supply.The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following Vdd pins:5 $0.1 \ \mu F$ 10 $0.1 \ \mu F$ 32 $0.1 \ \mu F$ A 1.0 \ \mu F should also be placed as close to the device as is practical.
7 6	XB XA	I	Analog	<b>External Crystal or Reference Clock.</b> External crystal should be connected to these pins to use internal oscillator based reference. Refer to Family Reference Manual for interfacing to an external reference. External reference must be from a high-quality clock source (TCXO, OCXO). Frequency of crystal or external clock is set by RATE[1:0] pins.
8, 31, 20, 19	GND	GND	Supply	<b>Ground.</b> Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device. Grounding these pins does not eliminate the requirement to ground the GND PAD on the bottom of the package.
11 15	RATE0 RATE1	Ι	3-Level	<b>External Crystal or Reference Clock Rate.</b> Three level inputs that select the type and rate of external crystal or reference clock to be applied to the XA/XB port. Refer to the Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down; they default to M. L setting corresponds to ground. M setting corresponds to $V_{DD}/2$ . H setting corresponds to $V_{DD}$ . Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
16 17	CKIN1+ CKIN1-	I	Multi	<b>Clock Input 1.</b> Differential input clock. This input can also be driven with a single- ended signal. Input frequency range is 2 kHz to 710 MHz.
12 13	CKIN2+ CKIN2-	Ι	Multi	<b>Clock Input 2.</b> Differential input clock. This input can also be driven with a single- ended signal. Input frequency range is 2 kHz to 710 MHz.
18	LOL	0	LVCMOS	<ul> <li>PLL Loss of Lock Indicator.</li> <li>This pin functions as the active high PLL loss of lock indicator if the LOL_PIN register bit is set to 1.</li> <li>0 = PLL locked.</li> <li>1 = PLL unlocked.</li> <li>If LOL_PIN = 0, this pin will tristate. Active polarity is controlled by the LOL_POL bit. The PLL lock status will always be reflected in the LOL_INT read only register bit.</li> </ul>



Pin #	Pin Name	I/O	Signal Level	Description
Pin # 21	Pin Name CS_CA	<b>I/O</b>	Signal Level LVCMOS	DescriptionInput Clock Select/Active Clock Indicator.Input: In manual clock selection mode, this pin functions as the manual input clock selector if the $CKSEL_PIN$ is set to 1.0 = Select CKIN1.1 = Select CKIN2.If $CKSEL_PIN = 0$ , the $CKSEL_REG$ register bit controls this function and this input tristates. If configured for input, must be tied high or low.Output: In automatic clock selection mode, this pin indicates which of the two input clocks is currently the active clock. If alarms exist on both clocks, CK_ACTV will indicate the last active clock that was used before entering the digital hold state. The $CK_ACTV_PIN$ reg- ister bit must be set to 1 to reflect the active clock status to the $CK_ACTV$ output pin.0 = CKIN1 active input clock.1 = CKIN2 active input clock.
22	SCL		LVCMOS	If $CK_ACTV_PIN = 0$ , this pin will tristate. The CK_ACTV status will always be reflected in the $CK_ACTV_REG$ read only register bit. Serial Clock.
22	SCL	I	LVCMOS	This pin functions as the serial clock input for both SPI and I <sup>2</sup> C modes. This pin has a weak pull-down.
23	SDA_SDO	I/O	LVCMOS	Serial Data. In $I^2C$ control mode (CMODE = 0), this pin functions as the bidirectional serial data port. In SPI control mode (CMODE = 1), this pin functions as the serial data output.
25 24	A1 A0	I	LVCMOS	Serial Port Address. In $I^2C$ control mode (CMODE = 0), these pins function as hardware controlled address bits. The $I^2C$ address is 1101 [A2] [A1] [A0]. In SPI control mode (CMODE = 1), these pins are ignored. These pins have a weak pull-down.
26	A2_SS	I	LVCMOS	Serial Port Address/Slave Select. In I <sup>2</sup> C control mode (CMODE = 0), this pin functions as a hardware controlled address bit [A2]. In SPI control mode (CMODE = 1), this pin functions as the slave select input. This pin has a weak pull-down.
27 Note: Interr	SDI	I mes are	LVCMOS	Serial Data In. In I <sup>2</sup> C control mode (CMODE = 0), this pin is ignored. In SPI control mode (CMODE = 1), this pin functions as the serial data input. This pin has a weak pull-down. derlined italics, e.g., $INT_PIN$ . See Si5324 Register Map.



Pin #	Pin Name	I/O	Signal Level	Description
29	CKOUT1-	0	Multi	Output Clock 1.
28	CKOUT1+			Differential output clock with a frequency range of 8 kHz to 1.4175 GHz. Output signal format is selected by <i>SFOUT1_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identi- cal single-ended clock outputs.
34	CKOUT2-	0	Multi	Output Clock 2.
35	CKOUT2+			Differential output clock with a frequency range of 8 kHz to 1.4175 GHz. Output signal format is selected by <i>SFOUT2_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identi- cal single-ended clock outputs.
36	CMODE	I	LVCMOS	Control Mode.
				Selects I <sup>2</sup> C or SPI control mode for the Si5324.
				$0 = I^2 C$ Control Mode
				1 = SPI Control Mode
				This pin must not be NC. Tie either high or low.
				Ground Pad.
GND PAD	GND	GND	Supply	The ground pad must provide a low thermal and electrical impedance to a ground plane.
Note: Inter	nal register na	mes ar	e indicated by un	derlined italics, e.g., <i>INT_PIN</i> . See Si5324 Register Map.



### 5. Register Map

All register bits that are not defined in this map should always be written with the specified Reset Values. The writing to these bits of values other than the specified Reset Values may result in undefined device behavior. Registers not listed, e.g. Register 64, should never be written to.

Register	D7	D6	D5	D4	D3	D2	D1	D0		
0		FREE_RUN	CKOUT_ ALWAYS_ON				BYPASS_REG			
1					CK_PRIOR2[1:0]		CK_PRIOR[1:0]			
2		BWSEL	_REG[3:0]							
3	CKSEL_F	REG[1:0]	DHOLD	SQ_ICAL						
4	AUTOSEL_	_REG[1:0]				HST_DEL[4:0]				
5	ICMOS	S[1:0]								
6		SLEEP	:	SFOUT2_REG[2	2:0}		SFOUT1_REG[2:0]			
7							FOSREFSEL[2:0]			
8	HLOG_	_2[1:0]	HLOG.	_1[1:0]						
9			HIST_AVG[4:	0]						
10					DSBL2_REG	DSBL1_REG				
11							PD_CK2	PD_CK1		
19	FOS_EN FOS_		THR[1:0]	VALT	IME[1:0]		LOCK[T2:0]			
20					CK2_BAD_PIN	CK1_BAD_PIN	LOL_PIN	INT_PIN		
21							CK1_ACTV_PIN	CKSEL_PIN		
22					CK_ACTV_ POL	CK_BAD_ POL	LOL_POL	INT_POL		
23						LOS2_MSK	LOS1_MSK	LOSX_MSK		
24						FOS2_MSK	FOS1_MSK	LOL_MSK		
25		N1_HS[2:0]								
31						NC1_L	_S[19:16]			
32					NC1_LS[15:8]					
33					NC1_LS[7:0]					
34						NC2_L	_S[19:16]			
35		1	1		NC2_LS[15:8]					
36					NC2_LS[7:0]					
40		N2_HS[2:0]				N2_L	S[19:16]			
41					N2_LS[15:8]					
42					N2_LS[7:0]					
43							N31[18:16]			
44					N31[15:8]					
45	N31[7:0]									
46							N32[18:16]			



Register	D7	D6	D5	D4	D3	D2	D1	D0		
47	N32[15:8]									
48	N32[7:0]									
55				CLKIN2RATE[2:	0]	CLKIN1RATE[2:0]				
128							CK2_ACTV_REG	CK1_ACTV_REG		
129						LOS2_INT	LOS1_INT	LOSX_INT		
130		DIGHOLD- VALID				FOS2_INT	FOS1_INT	LOL_INT		
131						LOS2_FLG	LOS1_FLG	LOSX_FLG		
132					FOS2_FLG	FOS1_FLG	LOL_FLG			
134				PAR	TNUM_RO[11:4]					
135		PARTNU	JM_RO[3:0]		REVID_RO[3:0]					
136	RST_REG	ICAL								
137								FASTLOCK		
138							LOS2_EN [1:1]	LOS1_EN [1:1]		
139			LOS2_EN[0:0]	LOS1_EN[0:0]			FOS2_EN	FOS1_EN		
142				INDEPE	NDENTSKEW1[7	:0]				
143	INDEPENDENTSKEW2[7:0]									
185				N۱	/M_REVID[7:0]					

#### Table 3. CKOUT\_ALWAYS\_ON and SQ\_ICAL Truth Table

CKOUT_ALWAYS_ON	SQ_ICAL	Results
0	0	CKOUT OFF until after the first ICAL
0	1	CKOUT OFF until after the first successful ICAL (i.e., when LOL is low)
1	0	CKOUT always ON, including during an ICAL
1	1	CKOUT always ON, including during an ICAL. Use these settings to preserve output-to-output skew



## 6. Register Descriptions

#### Register 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		FREE_RUN	CKOUT_ ALWAYS_ON				BYPASS_ REG	
Туре	R	R/W	R/W	R	R	R	R/W	R

Reset value = 0001 0100

Bit	Name	Function
7	Reserved	Reserved.
6	FREE_RUN	Free Run. Internal to the device, route XA/XB to CKIN2. This allows the device to lock to its XA-XB reference. 0: Disable 1: Enable
5	CKOUT_ ALWAYS_ON	<ul> <li>CKOUT Always On.</li> <li>This will bypass the SQ_ICAL function. Output will be available even if SQ_ICAL is on and ICAL is not complete or successful. See Table 3 on page 18.</li> <li>0: Squelch output until part is calibrated (ICAL).</li> <li>1: Provide an output.</li> <li>Notes: <ol> <li>The frequency may be significantly off until the part is calibrated.</li> <li>Must be 1 to control output to output skew.</li> </ol> </li> </ul>
4:2	Reserved	Reserved.
1	BYPASS_ REG	<b>Bypass Register.</b> This bit enables or disables the PLL bypass mode. Use only when the device is in digital hold or before the first ICAL. Bypass mode is not supported for CMOS output clocks. 0: Normal operation 1: Bypass mode. Selected input clock is connected to CKOUT buffers, bypassing PLL.
0	Reserved	Reserved.



Register 1.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		Rese	erved		CK_PRIOR2 [1:0] CK_PRIOR1 [1:0			OR1 [1:0]
Туре	R				R/	W	R/	W

Reset value = 1110 0100

Bit	Name	Function
7:4	Reserved	Reserved.
3:2	CK_PRIOR2 [1:0]	<ul> <li>CK_PRIOR 2.</li> <li>Selects which of the input clocks will be 2nd priority in the autoselection state machine.</li> <li>00: CKIN1 is 2nd priority.</li> <li>01: CKIN2 is 2nd priority.</li> <li>10: Reserved</li> <li>11: Reserved</li> </ul>
1:0	CK_PRIOR1 [1:0]	<ul> <li>CK_PRIOR 1.</li> <li>Selects which of the input clocks will be 1st priority in the autoselection state machine.</li> <li>00: CKIN1 is 1st priority.</li> <li>01: CKIN2 is 1st priority.</li> <li>10: Reserved</li> <li>11: Reserved</li> </ul>

#### Register 2.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		BWSEL_I	REG [3:0]		Reserved				
Туре		R/	W			F	२		

Reset value = 0100 0010

Bit	Name	Function
7:4	BWSEL_REG [3:0]	<b>BWSEL_REG.</b> Selects nominal f3dB bandwidth for PLL. See the DSPLLsim for settings. After BWSEL_REG is written with a new value, an ICAL is required for the change to take effect.
3:0	Reserved	Reserved.



#### Register 3.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	CKSEL_I	CKSEL_REG [1:0]		SQ_ICAL		Rese	erved	
Туре	R/	R/W		R/W		F	२	

Reset value = 0000 0101

Bit	Name	Function
7:6	CKSEL_REG [1:0]	CKSEL_REG. If the device is operating in register-based manual clock selection mode (AUTOSEL_REG = 00), and CKSEL_PIN = 0, then these bits select which input clock will be the active input clock. If CKSEL_PIN = 1 and AUTOSEL_REG = 00, the CS_CA input pin continues to control clock selection and CKSEL_REG is of no consequence. 00: CKIN_1 selected. 01: CKIN_2 selected. 10: Reserved 11: Reserved
5	DHOLD	<ul> <li>DHOLD.</li> <li>Forces the part into digital hold. This bit overrides all other manual and automatic clock selection controls.</li> <li>0: Normal operation.</li> <li>1: Force digital hold mode. Overrides all other settings and ignores the quality of all of the input clocks.</li> </ul>
4	SQ_ICAL	<ul> <li>SQ_ICAL.</li> <li>This bit determines if the output clocks will remain enabled or be squelched (disabled) during an internal calibration. See Table 3 on page 18.</li> <li>0: Output clocks enabled during ICAL.</li> <li>1: Output clocks disabled during ICAL.</li> </ul>
3:0	Reserved	Reserved.



#### Register 4.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	AUTOSEL_REG [1:0]		Reserved		F	IIST_DEL [4:0	D]	
Туре	R/W		R			R/W		

Reset value = 0001 0010

Bit	Name	Function
7:6	AUTOSEL_ REG [1:0]	AUTOSEL_REG [1:0]. Selects method of input clock selection to be used. 00: Manual (either register or pin controlled, see CKSEL_PIN) 01: Automatic Non-Revertive 10: Automatic Revertive 11: Reserved
5	Reserved	Reserved.
4:0	HIST_DEL [4:0]	<b>HIST_DEL [4:0].</b> Selects amount of delay to be used in generating the history information used for Digital Hold.

#### Register 5.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	ICMOS [1:0]			Reserved						
Туре	R/W				F	र				

#### Reset value = 1110 1101

Bit	Name	Function
7:6	ICMOS [1:0]	ICMOS [1:0]. When the output buffer is set to CMOS mode, these bits determine the output buffer drive strength. The first number below refers to 3.3 V operation; the second to 1.8 V operation. These values assume CKOUT+ is tied to CKOUT 00: 8mA/2mA. 01: 16mA/4mA 10: 24mA/6mA 11: 32mA/8mA
5:0	Reserved	Reserved.



#### Register 6.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved	SLEEP	SFOUT2_REG [2:0]			SF	OUT1_REG [	2:0]
Туре	R	R/W		R/W			R/W	

Reset value = 0010 1101

Bit	Name	Function
7	Reserved	Reserved.
6	SLEEP	SLEEP. In sleep mode, all clock outputs are disabled and the maximum amount of internal cir- cuitry is powered down to reduce power dissipation and noise generation. This bit over- rides the SFOUTn_REG[2:0] output signal format settings. 0: Normal operation 1: Sleep mode
5:3	SFOUT2_ REG [2:0]	SFOUT2_REG [2:0]. Controls output signal format and disable for CKOUT2 output buffer. Bypass mode is not supported for CMOS output clocks. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS
2:0	SFOUT1_ REG [2:0]	SFOUT1_REG [2:0]. Controls output signal format and disable for CKOUT1 output buffer. Bypass mode is not supported for CMOS output clocks. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS



Register 7.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			Reserved		FOSREFSEL [2:0]			
Туре			R			R/W		

Reset value = 0010 1010

Bit	Name	Function
7:3	Reserved.	Reserved.
2:0	FOSREFSEL [2:0]	FOSREFSEL [2:0]. Selects which input clock is used as the reference frequency for Frequency Off-Set (FOS) alarms. 000: XA/XB (External reference) 001: CKIN1 010: CKIN2 011: Reserved 100: Reserved 101: Reserved 110: Reserved 111: Reserved



#### Register 8.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	HLOG	_2[1:0]	HLOG_1[1:0]		Reserved				
Туре	R/W		R/W		R				

Reset value = 0000 0000

Bit	Name	Function
7:6	HLOG_2 [1:0]	HLOG_2 [1:0]. 00: Normal operation 01: Holds CKOUT2 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10:Holds CKOUT2 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses.
		11: Reserved
5:4	HLOG_1 [1:0]	HLOG_1 [1:0]. 00: Normal operation 01: Holds CKOUT1 output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT1 output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved
3:0	Reserved	Reserved.

#### Register 9.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		Н	IIST_AVG [4:0			Reserved		
Туре		R/W					R	R

Reset value = 1100 0000

Bit	Name	Function
7:3	[4:0]	<b>HIST_AVG [4:0].</b> Selects amount of averaging time to be used in generating the history information for Digital Hold.
2:0	Reserved	Reserved.



Register 10.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved			DSBL2_ REG	DSBL1_ REG	Rese	erved	
Туре	R			R/W	R/W	R	R	

Reset value = 0000 0000

Bit	Name	Function
7:4	Reserved	Reserved.
3	DSBL2_REG	DSBL2_REG. This bit controls the powerdown of the CKOUT2 output buffer. If disable mode is selected, the NC2 output divider is also powered down. 0: CKOUT2 enabled. 1: CKOUT2 disabled.
2	DSBL1_REG	DSBL1_REG. This bit controls the powerdown of the CKOUT1 output buffer. If disable mode is selected, the NC1 output divider is also powered down. 0: CKOUT1 enabled. 1: CKOUT1 disabled.
1:0	Reserved	Reserved.

#### Register 11.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			PD_CK2	PD_CK1				
Туре		R						R/W

Reset value = 0100 0000

Bit	Name	Function
7:2	Reserved	Reserved.
1	PD_CK2	<ul><li>PD_CK2.</li><li>This bit controls the powerdown of the CKIN2 input buffer.</li><li>0: CKIN2 enabled.</li><li>1: CKIN2 disabled.</li></ul>
0	PD_CK1	<ul><li>PD_CK1.</li><li>This bit controls the powerdown of the CKIN1 input buffer.</li><li>0: CKIN1 enabled.</li><li>1: CKIN1 disabled.</li></ul>



#### Register 19.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	FOS_EN	FOS_THR [1:0]		VALTIME [1:0]		LOCKT [2:0]		
Туре	R/W	R/W		R/W		R/W		

Reset value = 0010 1100

Bit	Name	Function
7	FOS_EN	FOS_EN. Frequency Offset Enable globally disables FOS. See the individual FOS enables (FOSx_EN, register 139). 0: FOS disable 1: FOS enabled by FOSx_EN
6:5	FOS_THR [1:0]	FOS_THR [1:0]. Frequency Offset at which FOS is declared: 00: ± 11 to 12 ppm (Stratum 3/3E compliant, with a Stratum 3/3E used for REFCLK 01: ± 48 to 49 ppm (SMC) 10: ± 30 ppm (SONET Minimum Clock (SMC), with a Stratum 3/3E used for REFCLK. 11: ± 200 ppm
4:3	VALTIME [1:0]	VALTIME [1:0]. Sets amount of time for input clock to be valid before the associated alarm is removed. 00: 2 ms 01: 100 ms 10: 200 ms 11: 13 seconds
2:0	LOCKT [2:0]	LOCKT [2:0]. Sets retrigger interval for one shot monitoring phase detector output. One shot is trig- gered by phase slip in DSPLL. Refer to the Family Reference Manual for more details. To minimize lock time, the value 001 for LOCKT is recommended. 000: 106 ms 001: 53 ms 010: 26.5 ms 011: 13.3 ms 100: 6.6 ms 101: 3.3 ms 110: 1.66 ms 111: .833 ms



Register 20.

Bit	D7	D6 D5 D4		D3	D2	D1	D0	
Name	Reserved				CK2_BAD_PIN	CK1_BAD_PIN	LOL_PIN	INT_PIN
Туре	R			R/W	R/W	R/W	R/W	

Reset value = 0011 1110

Bit	Name	Function
7:4	Reserved	Reserved.
3	CK2_BAD_PIN	CK2_BAD_PIN. The CK2_BAD status can be reflected on the C2B output pin. 0: C2B output pin tristated 1: C2B status reflected to output pin
2	CK1_BAD_PIN	CK1_BAD_PIN. The CK1_BAD status can be reflected on the C1B output pin. 0: C1B output pin tristated 1: C1B status reflected to output pin
1	LOL_PIN	LOL_PIN. The LOL_INT status bit can be reflected on the LOL output pin. 0: LOL output pin tristated 1: LOL_INT status reflected to output pin
0	INT_PIN	<ul> <li>INT_PIN.</li> <li>Reflects the interrupt status on the INT_C1B output pin.</li> <li>0: Interrupt status not displayed on INT_C1B output pin. If CK1_BAD_PIN = 0, INT_C1B output pin is tristated.</li> <li>1: Interrupt status reflected to output pin. Instead, the INT_C1B pin indicates when CKIN1 is bad.</li> </ul>



#### Register 21.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			CK1_ACTV_PIN	CKSEL_ PIN				
Туре	R	R	R	R	R	R	R/W	R/W

Reset value = 1111 1111

Bit	Name	Function
7:2	Reserved	Reserved.
1	CK1_ACTV_PIN	<ul> <li>CK1_ACTV_PIN.</li> <li>The CK1_ACTV_REG status bit can be reflected to the CS_CA output pin using the CK1_ACTV_PIN enable function. CK1_ACTV_PIN is of consequence only when pin controlled clock selection is being used.</li> <li>0: CS_CA output pin tristated.</li> <li>1: Clock Active status reflected to output pin.</li> </ul>
0	CKSEL_PIN	CKSEL_PIN. If manual clock selection is being used, clock selection can be controlled via the CKSEL_REG[1:0] register bits or the CS_CA input pin. This bit is only active when AUTOSEL_REG = Manual. 0: CS_CA pin is ignored. CKSEL_REG[1:0] register bits control clock selection. 1: CS_CA input pin controls clock selection.



Register 22.

Bit	D7	D7 D6 D5 D4		D3	D2	D1	D0	
Name	Reserved				CK_ACTV_POL	CK_BAD_ POL	LOL_POL	INT_POL
Туре	R				R/W	R/W	R/W	R/W

Reset value = 1101 1111

Bit	Name	Function
7:4	Reserved	Reserved.
3	CK_ACTV_POL	<b>CK_ACTV_POL.</b> Sets the active polarity for the CS_CA signals when reflected on an output pin. 0: Active low 1: Active high
2	CK_BAD_ POL	CK_BAD_POL. Sets the active polarity for the INT_C1B and C2B signals when reflected on output pins. 0: Active low 1: Active high
1	LOL_POL	<b>LOL_POL.</b> Sets the active polarity for the LOL status when reflected on an output pin. 0: Active low 1: Active high
0	INT_POL	INT_POL. Sets the active polarity for the interrupt status when reflected on the INT_C1B out- put pin. 0: Active low 1: Active high



#### Register 23.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved					LOS2_MSK	LOS1_MSK	LOSX_MSK
Туре	R					R/W	R/W	R/W

Reset value = 0001 1111

Bit	Name	Function
7:3	Reserved	Reserved.
2	LOS2_MSK	LOS2_MSK. Determines if a LOS on CKIN2 (LOS2_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS2_FLG register. 0: LOS2 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: LOS2_FLG ignored in generating interrupt output.
1	LOS1_MSK	LOS1_MSK. Determines if a LOS on CKIN1 (LOS1_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS1_FLG register. 0: LOS1 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: LOS1_FLG ignored in generating interrupt output.
0	LOSX_MSK	LOSX_MSK. Determines if a LOS on XA/XB(LOSX_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOSX_FLG register. 0: LOSX alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: LOSX_FLG ignored in generating interrupt output.



Register 24.

Bit	D7	D7 D6 D5 D4 D3		D2	D1	D0	
Name	Reserved				FOS2_MSK	FOS1_MSK	LOL_MSK
Туре	R				R/W	R/W	R/W

Reset value = 0011 1111

Bit	Name	Function
7:3	Reserved	Reserved.
2	FOS2_MSK	<b>FOS2_MSK.</b> Determines if the FOS2_FLG is used to in the generation of an interrupt. Writes to this register do not change the value held in the FOS2_FLG register. 0: FOS2 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: FOS2_FLG ignored in generating interrupt output.
1	FOS1_MSK	<b>FOS1_MSK.</b> Determines if the FOS1_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the FOS1_FLG register. 0: FOS1 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: FOS1_FLG ignored in generating interrupt output.
0	LOL_MSK	<b>LOL_MSK.</b> Determines if the LOL_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the LOL_FLG register. 0: LOL alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). 1: LOL_FLG ignored in generating interrupt output.



#### Register 25.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		N1_HS [2:0]		Reserved					
Туре		R/W				R			

Reset value = 0010 0000

Bit	Name	Function
7:5	N1_HS [2:0]	N1_HS [2:0].
		Sets value for N1 high speed divider which drives NCn_LS (n = 1 to 2) low-speed divider.
		000: N1= 4
		001: N1= 5
		010: N1=6
		011: N1= 7
		100: N1= 8
		101: N1= 9
		110: N1= 10
		111: N1= 11
4:0	Reserved	Reserved.

### Register 31.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Rese	erved		NC1_LS [19:16]				
Туре		F	र			R	/W		

Reset value = 0000 0000

Bit	Name	Function
7:4	Reserved	Reserved.
3:0	NC1_LS [19:16]	NC1_LS [19:16]. Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. 00000000000000000000000000000000000



#### Register 32.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		NC1_LS [15:8]							
Туре	R/W								

Reset value = 0000 0000

Bit	Name	Function
7:0	NC1_LS [15:8]	NC1_LS [15:8]. Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. 00000000000000000000000000000000000

#### Register 33.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	NC1_LS [7:0]							
Туре		R/W						

Reset value = 0011 0001

Bit	Name	Function
7:0	NC1_LS [19:0]	NC1_LS [7:0]. Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. 00000000000000000000000000000000000



#### Register 34.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Rese	erved		NC2_LS [19:16]				
Туре		F	र			R	/W		

Reset value = 0000 0000

Bit	Name	Function
7:4	Reserved	Reserved.
3:0	NC2_LS [19:16]	NC2_LS [19:16]. Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. 00000000000000000000000000000000000

#### Register 35.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	NC2_LS [15:8]							
Туре				R/	W			

Reset value = 0000 0000

Bit	Name	Function
7:0	NC2_LS [15:8]	NC2_LS [15:8]. Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. 00000000000000000000000000000000000



Register 36.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	NC2_LS [7:0]							
Туре				R/	W			

Reset value = 0011 0001

Bit	Name	Function
7:0	NC2_LS [7:0]	<b>NC2_LS [7:0].</b> Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. 00000000000000000000000000000000000



## Register 40.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	N2_HS [2:0]			Reserved	N2_LS [19:16]			
Туре		R/W				R/	W	

Reset value = 1100 0000

Bit	Name	Function
7:5	N2_HS [2:0]	N2_HS [2:0]. Sets value for N2 high speed divider which drives N2LS low-speed divider. 000: 4 001: 5 010: 6 011: 7 100: 8 101: 9 110: 10 111: 11
4	Reserved	Reserved.
3:0	N2_LS [19:16]	N2_LS [19:16]. Sets value for N2 low-speed divider, which drives phase detector. 000000000000000000000000000000000000



## Register 41.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	N2_LS [15:8]								
Туре				R/	W				

Reset value = 0000 0000

Bit	Name	Function
7:0	N2_LS [15:8]	N2_LS [15:8]. Sets value for N2 low-speed divider, which drives phase detector. 000000000000000000000000000000000000

# Register 42.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		N2_LS [7:0]								
Туре		R/W								

Reset value = 1111 1001

Bit	Name	Function
7:0	N2_LS [7:0]	N2_LS [7:0]. Sets value for N2 low-speed divider, which drives phase detector. 000000000000000000000000000000000000



# Register 43.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			Reserved	N31 [18:16]				
Туре			R			R/W		

Reset value = 0000 0000

Bit	Name	Function
7:3	Reserved	Reserved.
2:0	N31 [18:16]	N31 [18:16]. Sets value for input divider for CKIN1. 000000000000000000 = 1 000000000000000000000000000000000000

#### Register 44.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	N31_[15:8]								
Туре				R/	W				

Bit	Name	Function
7:0	N31_[15:8]	<b>N31_[15:8].</b> Sets value for input divider for CKIN1. 000000000000000000 = 1 000000000000000000000000000000000000



Register 45.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	N31_[7:0]								
Туре				R/	W				

Reset value = 0000 1001

Bit	Name	Function
7:0	N31_[7:0	<b>N31_[7:0].</b> Sets value for input divider for CKIN1. 0000000000000000000 = 1 000000000000000000000000000000000000

# Register 46.

Bit	D7	D6	D5 D4 D3		D2 D1 D0			
Name			Reserved		N32_[18:16]			
Туре			R			R/W		

Bit	Name	Function
7:3	Reserved	Reserved.
2:0	N32_[18:16]	<b>N32_[18:16].</b> Sets value for input divider for CKIN1. 000000000000000000 = 1 000000000000000000000000000000000000



# Register 47.

Bit	D7	D6	D5	D4	D3	D2	D1	D0							
Name	N32_[15:8]														
Туре				R/	W			R/W							

Reset value = 0000 0000

Bit	Name	Function
7:0	N32_[15:8]	N32_[15:8]. Sets value for input divider for CKIN1. 000000000000000000000000000000000000

# Register 48.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		N32_[7:0]							
Туре		R/W							

Bit	Name	Function
7:0	N32_[7:0]	<b>N32_[7:0].</b> Sets value for input divider for CKIN1. 000000000000000000 = 1 000000000000000000000000000000000000



# Register 55.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	Rese	Reserved		CLKIN2RATE_[2:0]			CLKIN1RATE[2:0]			
Туре	R		R/W				R/W			

Bit	Name	Function
7:6	Reserved	Reserved.
5:3	CLKIN2RATE[2:0]	CLKIN2RATE_[2:0]. CKINn frequency selection for FOS alarm monitoring. 000: 10–27 MHz 001: 25–54 MHz 002: 50–105 MHz 003: 95–215 MHz 004: 190–435 MHz 005: 375–710 MHz
		006: Reserved 007: Reserved
2:0	CLKIN1RATE [2:0]	CLKIN1RATE[2:0]. CKINn frequency selection for FOS alarm monitoring. 000: 10–27 MHz 001: 25–54 MHz 002: 50–105 MHz 003: 95–215 MHz 004: 190–435 MHz 005: 375–710 MHz 006: Reserved 007: Reserved



# Register 128.

Bit	D7 D6 D5		D4	D3 D2		D1	D0	
Name			Rese		CK2_ACTV_REG	CK1_ACTV_REG		
Туре	R						R	R

Reset value = 0010 0000

Bit	Name	Function
7:2	Reserved	Reserved.
1	CK2_ACTV_REG	<ul> <li>CK2_ACTV_REG.</li> <li>Indicates if CKIN2 is currently the active clock for the PLL input.</li> <li>0: CKIN2 is not the active input clock. Either it is not selected or LOS2_INT is 1.</li> <li>1: CKIN2 is the active input clock.</li> </ul>
0	CK1_ACTV_REG	<ul> <li>CK1_ACTV_REG.</li> <li>Indicates if CKIN1 is currently the active clock for the PLL input.</li> <li>0: CKIN1 is not the active input clock. Either it is not selected or LOS1_INT is 1.</li> <li>1: CKIN1 is the active input clock.</li> </ul>

# Register 129.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		Reserved					LOS1_INT	LOSX_INT
Туре		R				R	R	R

Bit	Name	Function
7:3	Reserved	Reserved.
2	LOS2_INT	LOS2_INT. Indicates the LOS status on CKIN2. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN2 input.
1	LOS1_INT	LOS1_INT. Indicates the LOS status on CKIN1. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN1 input.
0	LOSX_INT	<b>LOSX_INT.</b> Indicates the LOS status of the external reference on the XA/XB pins. 0: Normal operation. 1: Internal loss-of-signal alarm on XA/XB reference clock input.



# Register 130.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved	DIGHOLDVALID	R	Reserved		FOS2_INT	FOS1_INT	LOL_INT
Туре	R	R		R		R	R	R

Bit	Name	Function
6	DIGHOLDVALID	<ul> <li>Digital Hold Valid.</li> <li>Indicates if the digital hold circuit has enough samples of a valid clock to meet digital hold specifications.</li> <li>0: Indicates digital hold history registers have not been filled. The digital hold output frequency may not meet specifications.</li> <li>1: Indicates digital hold history registers have been filled. The digital hold output frequency is valid.</li> </ul>
7, 5:3	Reserved	Reserved.
2	FOS2_INT	CKIN2 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN2 input.
1	FOS1_INT	CKIN1 Frequency Offset Status. 0: Normal operation. 1: Internal frequency offset alarm on CKIN1 input.
0	LOL_INT	PLL Loss of Lock Status. 0: PLL locked. 1: PLL unlocked.



# Register 131.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		Reserved					LOS1_FLG	LOSX_FLG
Туре		R					R/W	R/W

Bit	Name	Function
7:3	Reserved	Reserved.
2	LOS2_FLG	<ul> <li>CKIN2 Loss-of-Signal Flag.</li> <li>0: Normal operation.</li> <li>1: Held version of LOS2_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOS2_MSK bit. Flag cleared by writing 0 to this bit.</li> </ul>
1	LOS1_FLG	CKIN1 Loss-of-Signal Flag. 0: Normal operation 1: Held version of LOS1_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOS1_MSK bit. Flag cleared by writing 0 to this bit.
0	LOSX_FLG	External Reference (signal on pins XA/XB) Loss-of-Signal Flag. 0: Normal operation 1: Held version of LOSX_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOSX_MSK bit. Flag cleared by writing 0 to this bit.



Register 132.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved				FOS2_FLG	FOS1_FLG	LOL_FLG	Reserved
Туре	R				R/W	R/W	R/W	R

Bit	Name	Function
7:4, 0	Reserved	Reserved.
3	FOS2_FLG	CLKIN_2 Frequency Offset Flag. 0: Normal operation. 1: Held version of FOS2_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by FOS2_MSK bit. Flag cleared by writing 0 to this bit.
2	FOS1_FLG	CLKIN_1 Frequency Offset Flag. 0: Normal operation 1: Held version of FOS1_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by FOS1_MSK bit. Flag cleared by writing 0 to this bit.
1	LOL_FLG	PLL Loss of Lock Flag. 0: PLL locked 1: Held version of LOL_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOL_MSK bit. Flag cleared by writing 0 to this bit.



# Register 134.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		PARTNUM_RO [11:4]							
Туре				F	र				

Reset value = 0000 0001

Bit	Name	Function
7:0	PARTNUM_RO [11:0]	<b>Device ID (1 of 2).</b> 0000 0001 1000: Si5324 Others Reserved

## Register 135.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		PARTNUM	1_RO [3:0]		REVID_RO [3:0]				
Туре		F	र			F	२		

Reset value = 1010 0010

Bit	Name	Function
7:4	PARTNUM_RO [11:0]	Device ID (2 of 2). 0000 0001 1000: Si5324 Others Reserved
3:0	REVID_RO [3:0]	Indicates Revision Number of Device. 0010: Revision C Others Reserved.



# Register 136.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	RST_REG	ICAL	Reserved					
Туре	R/W	R/W			F	२		

Bit	Name	Function
7	RST_REG	Internal Reset (Same as Pin Reset).Note: The I2C (or SPI) port may not be accessed until 10 ms after RST_REG is asserted.0: Normal operation.1: Reset of all internal logic. Outputs disabled or tristated during reset.
6	ICAL	Start an Internal Calibration Sequence.         For proper operation, the device must go through an internal calibration sequence.         ICAL is a self-clearing bit. Writing a one to this location initiates an ICAL. The calibration is complete once the LOL alarm goes low. A valid stable clock (within 100 ppm) must be present to begin ICAL.         Note: Any divider, CLKINn_RATE or BWSEL_REG changes require an ICAL to take effect.         0: Normal operation.         1: Writing a "1" initiates internal self-calibration. Upon completion of internal self-calibration, LOL will go low.
5:0	Reserved	Reserved.



# Register 137.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Reserved							
Туре				R				R/W	

Reset value = 0000 0000

Bit	Name	Function
7:1	Reserved	Do not modify.
0	FASTLOCK	This bit must be set to 1 to enable FASTLOCK. This improves initial lock time by dynamically changing the loop bandwidth.

# Register 138.

Bit	D7	D7 D6 D5 D4		D4	D3	D2	D1	D0	
Name			Rese	LOS2_EN [1:1]	LOS1_EN [1:1]				
Туре		R						R/W	

Bit	Name	Function
7:2	Reserved	Reserved.
1	LOS2_EN [1:0]	<ul> <li>Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2).</li> <li>Note: LOS2_EN is split between two registers.</li> <li>00: Disable LOS monitoring.</li> <li>01: Reserved.</li> <li>10: Enable LOSA monitoring.</li> <li>11: Enable LOS monitoring.</li> <li>LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details.</li> </ul>
0	LOS1_EN [1:0]	<ul> <li>Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2).</li> <li>Note: LOS1_EN is split between two registers.</li> <li>00: Disable LOS monitoring.</li> <li>01: Reserved.</li> <li>10: Enable LOSA monitoring.</li> <li>11: Enable LOS monitoring.</li> <li>LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual for details.</li> </ul>



Register 139.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved LOS2_EN		LOS2_EN [0:0]	LOS1_EN [0:0]	Rese	erved	FOS2_EN	FOS1_EN
Туре			R/W	F	R	R/W	R/W	

Reset value = 1111 1111

Bit	Name	Function
7:6, 3:2	Reserved	Reserved.
5	LOS2_EN [1:0]	<ul> <li>Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2).</li> <li>Note: LOS2_EN is split between two registers.</li> <li>00: Disable LOS monitoring.</li> <li>01: Reserved.</li> <li>10: Enable LOSA monitoring.</li> <li>11: Enable LOS monitoring.</li> <li>LOSA is a slower and less sensitive version of LOS. See the family reference manual for details.</li> </ul>
4	LOS_EN [1:0]	<ul> <li>Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2).</li> <li>Note: LOS1_EN is split between two registers.</li> <li>00: Disable LOS monitoring.</li> <li>01: Reserved.</li> <li>10: Enable LOSA monitoring.</li> <li>11: Enable LOS monitoring.</li> <li>LOSA is a slower and less sensitive version of LOS. See the family reference manual for details.</li> </ul>
1	FOS2_EN	Enables FOS on a Per Channel Basis. 0: Disable FOS monitoring. 1: Enable FOS monitoring.
0	FOS1_EN	Enables FOS on a Per Channel Basis. 0: Disable FOS monitoring. 1: Enable FOS monitoring.



# Register 142.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		INDEPENDENTSKEW1 [7:0]							
Туре				R/	W				

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>INDEPENDENTSKEW1.</b> 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. Default = 0.

# Register 143.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		INDEPENDENTSKEW2 [7:0]							
Туре				R/	W				

Reset value = 0000 0000

Bit	Name	Function
7:0	INDEPENDENTSKEW2 [7:0]	<b>INDEPENDENTSKEW2.</b> 8 bit field that represents a twos complement of the phase offset in terms of clocks from the high speed output divider. Default = 0.

# Register 185.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		NVM_REVID [7:0]								
Туре				F	र					

Bit	Name	Function
7:0	NVM_REVID [7:0]	NVM_REVID.



# 6.1. ICAL

The device's registers must be configured for the intended applications. After the part is configured, the part must perform a calibration procedure when there is a stable clock on the selected CLKINn input. The calibration process is triggered by writing a "1" to bit D6 in register 136. See the Family Reference Manual for details. In addition, after a successful calibration operation, changing any of the Registers indicated in Table 4 requires that a calibration be performed again by the same procedure (writing a "1" to bit D6 in register 136).

Address	Register		
0	BYPASS_REG		
0	CKOUT_ALWAYS_ON		
1	CK_PRIOR1		
1	CK_PRIOR2		
2	BWSEL_REG		
4	HIST_DEL		
5	ICMOS		
7	FOSREFSEL		
9	HIST_AVG		
10	DSBL1_REG		
10	DSBL2_REG		
11	PD_CK1		
11	PD_CK2		
19	FOS_EN		
19	FOS_THR		
19	LOCKT		
19	VALTIME		
25	N1HS		
31	NC1_LS		
34	NC2_LS		
40	N2_HS		
40	N2_LS		
43	N31		
46	N32		
55	CLKIN1RATE		
55	CLKIN2RATE		

#### Table 4. ICAL-Sensitive Registers



# 7. Ordering Guide

Ordering Part Number	Output Clock Frequency Range	Package	ROHS6, Pb-Free	Temperature Range	
Si5324A-C-GM	2 kHz–945 MHz 970–1134 MHz 1.213–1.417 GHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 ℃	
Si5324B-C-GM	2 kHz–808 MHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C	
Si5324C-C-GM	2 kHz–346 MHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C	
Si5324D-C-GM	2 kHz–150 MHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C	
Note: Add an R at the end of the device to denote tape and reel options.					



Table 5	Product	Selection	Guide
---------	---------	-----------	-------

Device	Clock Inputs	Clock Outputs	μP Control	Max Input Freq (MHz) <sup>1</sup>	Max Output Frequency (MHz)	Jitter Generation (12 kHz – 20 MHz)	Hitless Switching	LOS Alarm	LOL Alarm	FOS Alarm	FSYNC Realignment
Any-Freque	ncy Pr	ecisio	n Cloc	k Multipli	iers (Wide	band. Bandwidth:	30 kHz	z to 1:	3 MHz	:))	
Si5322	2	2		707	1050	0.6 ps rms typ		•			
Si5325	2	2	•	710	1400	0.6 ps rms typ		•		•	
Si5365	4	5		707	1050	0.6 ps rms typ		•		•	
Si5367	4	5	•	710	1400	0.6 ps rms typ		•		•	
60 Hz to 8.4 Si5315 <sup>2</sup>	2	2		644	644	0.6 ps rms typ	•	•	•		
Si5316 <sup>3</sup>	2	1		707	710	0.3 ps rms typ		•	•		
Si5317 <sup>3</sup>	1	2		710	710	0.3 ps rms typ		•	•		
Si5319 <sup>3</sup>	1	1	•	710	1400	0.3 ps rms typ		•	•		<u> </u>
Si5323 <sup>3</sup>	2	2		707	1050	0.3 ps rms typ	•	•	•		
Si5326 <sup>3</sup>	2	2	•	710	1400	0.3 ps rms typ	•	•	•	•	
Si5366 <sup>3</sup>	4	5		707	1050	0.3 ps rms typ	•	•	•	•	•
Si5368 <sup>3</sup>	4	5	•	710	1400	0.3 ps rms typ	•	•	•	•	•
Any-Frequency Precision Clock Jitter Attenuation (Low Bandwidth: 4 to 525 Hz)											
Si5324	2	2	•	710	1400	0.29 ps rms typ	•	•	•	•	
orderir 2. Requir 3. Requir	ng inforn res exter res exter	nation. rnal Iow <sup>.</sup> rnal Iow <sup>.</sup>	-cost, fi -cost, fi	xed freque	ncy fundam ncy 3rd ove	speed rating of device. ental mode 40 MHz cr rtone 114.285 MHz cry	ystal or	refere	ence cl	ock.	

Family Reference Manual for more details.



# 8. Package Outline: 36-Pin QFN

Figure 7 illustrates the package details for the Si5324. Table 6 lists the values for the dimensions shown in the illustration.




Figure 7. 36-Pin Quad Flat No-lead (QFN)

Symbol	nbol Millimeters		Symbol		Millimeters	5	
	Min	Nom	Max		Min	Nom	N
А	0.80	0.85	0.90	L	0.50	0.60	0
A1	0.00	0.02	0.05	θ	—		1
b	0.18	0.25	0.30	aaa	—		0
D		6.00 BSC		bbb	—		0
D2	3.95	4.10	4.25	CCC	_	_	0
е	0.50 BSC			ddd	—		0
E	6.00 BSC		eee	—	_	0	
E2	3.95	4.10	4.25			1	

#### Table 6. Package Dimensions

#### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-220, variation VJJD.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 9. Recommended PCB Layout



#### Figure 8. PCB Land Pattern Diagram






Table 7. F	PCB Land	Pattern	Dimensions
------------	----------	---------	------------

Dimension	MIN	MAX	
е	0.50 E	BSC.	
E	5.42	REF.	
D	5.42	REF.	
E2	4.00	4.20	
D2	4.00	4.20	
GE	4.53	—	
GD	4.53	—	
Х	_	0.28	
Y	0.89 REF.		
ZE	ZE — 6		
ZD	_	6.31	

#### Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.

**4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

#### Notes (Stencil Design):


- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### Notes (Card Assembly):

- **1.** A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 10. Si5324 Device Top Mark



Mark Method:	Laser	
Font Size:	0.80 mm Right-Justified	
Line 1 Marking:	Si5324Q	Customer Part Number Q = Speed Code: A, B, C, D See Ordering Guide for options.
Line 2 Marking:	C-GM	C = Product Revision G = Temperature Range –40 to 85 °C (RoHS6) M = QFN Package
Line 3 Marking:	YYWWRF	YY = Year WW = Work Week R = Die Revision F = Internal code Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 4 Marking:	Pin 1 Identifier	Circle = 0.75 mm Diameter Lower-Left Justified
	XXXX	Internal Code



# **DOCUMENT CHANGE LIST**

# **Revision 0.1 to Revision 0.2**

- Updated Rise/Fall Time values.
- Updated minimum loop BW value.

# **Revision 0.2 to Revision 0.25**

- Updated features and applications.
- Changed maximum loop bandwidth to 525 Hz (global).
- Updated PLL performance specifications in Table 1.
- Added Typical Video Phase Noise Plot and data.
- Removed references to Si5325.
- Added note to register CKOUT\_ALWAYS\_ON on how to control output to output skew.
- Added Product Selection Guide to Section "7. Ordering Guide".
- Corrected typographical errors in Table 1.
- Updated typical phase noise performance page.
- Updated functional description.
- Added additional phase noise plots to Section "2. Typical Phase Noise Performance".
- Updated Register Map.
- Revised Device Top Mark.

# Revision 0.25 to Revision 0.3

- Changed Any-Rate to Any-Frequency
- Changed Table 2, "Absolute Maximum Ratings," on page 6
- Added Table 3, "CKOUT\_ALWAYS\_ON and SQ\_ICAL Truth Table," on page 18
- Added "no bypass with CMOS outputs"



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

